Path:OKDatasheet > Datasheet Semiconductor > TI Datasheet > CD74AC112E
CD74AC112E especificación: DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOPS WITH SET AND RESET
CD74AC112E similares
- CD74AC00E
- QUAD 2-INPUT NAND GATES
- CD74AC00M
- QUAD 2-INPUT NAND GATES
- CD74AC00M96
- QUAD 2-INPUT NAND GATES
- CD74AC02E
- QUAD 2-INPUT NOR GATES
- CD74AC02E
- QUAD 2-INPUT NOR GATES
- CD74AC02E
- QUAD 2-INPUT NOR GATES
- CD74AC02M
- QUAD 2-INPUT NOR GATES
- CD74AC02M96
- QUAD 2-INPUT NOR GATES
CD74AC112E Datasheet y Espec
Fabricante : TI
Embalaje :
Pins : 16
Temperatura : Min -40 °C | Max 85 °C
Tamaño : 248 KB
Aplicación : DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOPS WITH SET AND RESET
CD74AC112E PDF Download
